Fault tolerant operation of reconfigurable devices utilizing an adjustable system clock

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6874108
SERIAL NO

10228444

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of fault tolerant operation of an adaptive computing system includes identifying a faulty resource in a signal path of the adaptive computing system, reconfiguring the signal path to avoid the faulty resource, estimating a time delay created by reconfiguring the signal path, and adjusting a system clock period to accommodate the time delay. In a preferred embodiment, an FPGA is configured into an initial self-testing area and a working area. Resources located within the self-testing area are tested and faulty resources identified. The FPGA is then reconfigured to avoid the identified faulty resources. When the resources are reconfigured for fault tolerant operation, signal path delays may be introduced into the system. If the signal path delays are in a critical path, a period of a system clock may be adjusted in order to insure proper fault tolerant operation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BELL SEMICONDUCTOR LLC401 N MICHIGAN AVE SUITE 1600 CHICAGO IL 60611

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Abramovici, Miron Berkeley Heights, NJ 35 1641
Emmert, John M Dayton, OH 8 166
Stroud, Charles E Charlotte, NC 15 592

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation