Lead frame and semiconductor package having a groove formed in the respective terminals for limiting a plating area

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6882048
APP PUB NO 20020149090A1
SERIAL NO

10103664

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A lead frame used for the production of a semiconductor package, wherein each of terminals of the lead frame to be wire-bonded to electrodes provided on the top surface of the semiconductor device has one or two groove(s) for limiting a plating area of noble metal. Since grooves are provided in each terminal, the accuracy of the plating area can be easily checked visually. Further, the grooves absorb stress applied to the terminal when the molded semiconductor packages are individually separated from each other by punching or dicing, and the situation where molding compound comes off of the terminal is prevented. In addition, since the grooves absorb vibrational stress applied to the terminal after mounting a semiconductor on the printed circuit board, the reliability of assembly is improved.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
DAINIPPON PRINTING CO LTDSHINJUKU-KU TOKYO 162-8001

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ikenaga, Chikao Tokyo, JP 74 603
Tomita, Kouji Tokyo, JP 14 196

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation