US Patent No: 6,888,830

Number of patents in Portfolio can not be more than 2000

Integrated circuit that processes communication packets with scheduler circuitry that executes scheduling algorithms based on cached scheduling parameters

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

An integrated circuit processes a communication packet and comprises a core processor and scheduling circuitry. The core processor executes a software application that directs the core processor to process the communication packet. The scheduling circuitry retrieves first scheduling parameters cached in a context buffer for the packet and executes a first algorithm based on the first scheduling parameters to schedule subsequent transmission of the communication packet.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
CHEDMIN COMMUNICATION LTD., LLCNEWPORT BEACH, CA13

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lussier, Daniel J Holliston, MA 14 253
Snyder, II Wilson P Hudson, MA 8 111
Tompkins, Joseph B Framingham, MA 7 74

Cited Art

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (3)
5,533,020 ATM cell scheduler 164 1994
6,028,843 Earliest deadline first communications cell scheduler and scheduling method for transmitting earliest deadline cells first 70 1997
6,091,709 Quality of service management for packet switched networks 176 1997
 
LSI LOGIC CORPORATION (3)
5,920,561 ATM communication system interconnect/termination unit 34 1996
5,959,993 Scheduler design for ATM switches, and its implementation in a distributed shared memory architecture 37 1996
6,373,846 Single chip networking device with enhanced memory access co-processor 35 1998
 
INTEL CORPORATION (2)
6,311,212 Systems and methods for on-chip storage of virtual connection descriptors 25 1999
6,724,767 Two-dimensional queuing/de-queuing methods and systems for implementing the same 80 1999
 
APPLE INC. (1)
5,805,927 Direct memory access channel architecture and method for reception of network information 45 1997
 
FOURNIER ASSETS LIMITED LIABILITY COMPANY (1)
6,327,246 Controlled available bit rate service in an ATM switch 16 1998
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (1)
6,205,150 Method of scheduling higher and lower priority data packets 60 1998
 
MINDSPEED TECHNOLOGIES, INC. (1)
5,748,630 Asynchronous transfer mode cell processing system with load multiple instruction and memory write-back 23 1996

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
INTEL CORPORATION (8)
7,158,964 Queue management 4 2001
7,107,413 Write queue descriptor count instruction for high speed queuing 2 2001
7,269,179 Control mechanisms for enqueue and dequeue operations in a pipelined network processor 8 2001
7,895,239 Queue arrays in network devices 1 2002
7,181,573 Queue array caching in network devices 5 2002
7,149,226 Processing data packets 8 2002
7,243,154 Dynamically adaptable communications processor architecture and associated methods 0 2002
8,380,923 Queue arrays in network devices 0 2010
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (7)
7,317,683 Weighted fair queue serving plural output ports 4 2001
7,046,676 QoS scheduler and method for implementing quality of service with cached status array 8 2001
6,982,986 QoS scheduler and method for implementing quality of service anticipating the end of a chain of flows 6 2001
6,973,036 QoS scheduler and method for implementing peak service distance using next peak service time violated indication 7 2001
7,680,043 Network processor having fast flow queue disable process 1 2002
7,257,124 Method and apparatus for improving the fairness of new attaches to a weighted fair queue in a quality of service (QoS) scheduler 1 2002
7,929,548 Weighted fair queue serving plural output ports 1 2008
 
GOOGLE INC. (2)
7,310,345 Empty indicators for weighted fair queues 3 2001
7,280,474 Weighted fair queue having adjustable scaling factor 2 2001
 
BROADCOM CORPORATION (1)
8,009,563 Method and system for transmit scheduling for multi-layer network interface controller (NIC) operation 0 2004
 
CISCO TECHNOLOGY, INC. (1)
7,675,926 Hierarchical QoS behavioral model 4 2004
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (1)
8,005,971 Apparatus for communicating with a network 0 2003
 
MELLANOX TECHNOLOGIES LTD. (1)
7,676,597 Handling multiple network transport service levels with hardware and software arbitration 2 2002
 
NETWORK EQUIPMENT TECHNOLOGIES, INC. (1)
7,379,420 Method and apparatus for multiple qualities of service to different network connections of a single network path 0 2002
 
SAMSUNG ELECTRONICS CO., LTD. (1)
7,092,396 Asynchronous transfer mode (ATM) based delay adaptive scheduling apparatus adaptive according to traffic types and method thereof 18 2001

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Nov 3, 2016
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00