Interconnection and input/output resources for programmable logic integrated circuit devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6894533
APP PUB NO 20030210073A1
SERIAL NO

10458431

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A programmable logic integrated circuit device has a plurality of regions of programmable logic disposed on the device in a plurality of intersecting rows and columns of such regions. Interconnection resources (e.g., interconnection conductors, signal buffers/drivers, programmable connectors, etc.) are provided on the device for making programmable interconnections to, from, and/or between the regions. At least some of these interconnection resources are provided in two forms that are architecturally similar (e.g., with similar and substantially parallel routing) but that have significantly different signal propagation speed characteristics. For example, a major or larger portion of such dual-form interconnection resources may have what may be termed normal signal speed, while a smaller minor portion may have significantly faster signal speed. Secondary (e.g., clock and clear) signal distribution may also be enhanced, and so may be input/output circuitry and cascade connections between adjacent or nearby logic modules on the device.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ALTERA CORPORATIONSAN JOSE CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Huang, Wei-Jen Burlingame, CA 89 1321
Hutton, Michael Palo Alto, CA 24 329
Kazarian, Peter J Cupertino, CA 7 264
Leaver, Andrew Palo Alto, CA 14 320
Maruri, Victor Mountain View, CA 15 263
Mendel, David W Sunnyvale, CA 92 1277
Ngai, Tony Campbell, CA 34 743
Park, Jim San Jose, CA 17 244
Patel, Rakesh Cupertino, CA 168 2617
Pedersen, Bruce San Jose, CA 70 1342
Schleicher, James Santa Clara, CA 41 858
Shumarayev, Sergey San Leandro, CA 170 2680

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation