Flash memory for improving write access time

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6917543
APP PUB NO 20040042284A1
SERIAL NO

10650665

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A flash memory including a flash memory cell array, a page buffer, a comparator circuit, and a verify flag buffer. The flash memory cell array includes a plurality of blocks. The page buffer temporarily stores therein write data received from an external system. The page buffer includes pages. The comparator circuit executes pre-verification through comparing data stored in the page buffer with data stored in addressed one of the blocks. The verify flag buffer stores therein verify flags respectively associated with the pages. Each of the verify flags is switched in response to update of associated one of the pages. The comparator circuit executes pre-verification with respect to one of the pages, the one being associated with unswitched one of the verify flags, while skipping pre-verification with respect to another of the pages associated with the switched one of the verify flags.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RENESAS ELECTRONICS CORPORATION2-24 TOYOSU 3-CHOME KOTO-KU TOKYO 135-0061

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sato, Akira Kanagawa, JP 437 4478

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation