System and method for in-system programming through an on-system JTAG bridge of programmable logic devices on multiple circuit boards of a system
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 12, 2005
Grant Date -
Jan 30, 2003
app pub date -
Jul 30, 2001
filing date -
Jul 30, 2001
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A system, such as a complex computer system, incorporates several programmable logic devices coupled to load their configuration code from associated EEPROMs; typically this load is automatic on powerup. The EEPROMs connect to one of several serial busses, typically JTAG busses, connecting the EEPROMs with a common configuration logic. A processor is configured to write programmable logic configuration code from its memory through the common configuration logic and over the serial busses into the EEPROMs. The processor is also capable of connecting to a network and fetching configuration code for writing to the EEPROMs.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully