Semiconductor chip and wiring board with bumps formed on pads/land and on passivation/insulation film and manufacturing method of the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6924553
APP PUB NO 20030080420A1
SERIAL NO

10277114

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit is electrically connected with a plurality of pads. A passivation film covers a part of each of the pads and exposes the other part of each of the pads. Bumps are formed on the pads, respectively. Each of the bumps is a single layer disposed on a part of each of the pads exposed from the passivation film, and on the passivation film.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SEIKO EPSON CORPORATIONTOKYO 160-8801

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ohara, Hiroshi Shiojiri, JP 51 193

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation