Staggering execution of a single packed data instruction using the same circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6925553
SERIAL NO

10689291

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus are disclosed for staggering execution of an instruction. According to one embodiment of the invention, a macro instruction specifying an operation, and specifying a first and a second data operand in first and second registers, respectively, is received. The macro instruction is then split into a first micro instruction and a second micro instruction, the first micro instruction specifying the operation on a first corresponding segment including a first portion of the first data operand and a first portion of the second data operand, and the second micro instruction specifying the operation on a second corresponding segment including a second portion of the first data operand and a second portion of the second data operand. The first and second micro instructions are then executed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INTEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Boswell, Brent R Beaverton, OR 11 133
Hinton, Glenn J Portland, OR 132 4658
Menezes, Karol F Portland, OR 8 128
Roussel, Patrice Portland, OR 34 999
Thakkar, Shreekant S Portland, OR 78 2857

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation