Bare die carrier

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6937044
SERIAL NO

09534729

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A bare semiconductor circuit die carrier is provided for use in the test of semiconductor circuits, the carrier, comprising: a substrate defining an opening and an outer perimeter; a multiplicity of I/O pads disposed about the perimeter; an interconnect circuit which includes a composite of a multiplicity of individual electrical conductors which are formed in a polymer dielectric; wherein the interconnect circuit overlays a top surface of the substrate and extends across the opening so as to form a flexible membrane that spans the opening; a multiplicity of die contact pads connected to the conductors are disposed about the flexible membrane with particles deposited on the die contact pads; a fence upstanding from the membrane and sized to receive a test die; a top cap that rests upon the die when the die is received within the fence; a bottom cap that rests against a bottom surface of the substrate; and a fastener for securing the top cap to the bottom cap with the die disposed therebetween.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SV PROBE PTE LTD29 WOODLANDS INDUSTRIAL PARK E1 #04-01 NORTH TECH LOBBY 1 SINGAPORE 757716

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Agahdel, Fariborz San Jose, CA 7 318
Griswold, Brad San Jose, CA 3 75
Ho, Chung W Monte Sereno, CA 43 968
Husain, Syed Milpitas, CA 20 364
Moti, Robert San Jose, CA 8 84
Robinette, Jr William C Los Altos, CA 8 323

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation