Highly compact non-volatile memory and method therefor with space-efficient data registers
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 6, 2005
Grant Date -
Mar 25, 2004
app pub date -
Sep 24, 2002
filing date -
Sep 24, 2002
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A non-volatile memory device capable of reading and writing a large number of memory cells in parallel has an architecture that reduces redundancy in the multiple read/write circuits to a minimum. In one aspect, data latches associated with the multiple read/write circuits are I/O enabled and coupled in a compact manner for storage and serial transfer. They are implemented by one or more chain of link modules, which can selectively behave as inverters or latches. A method enables the use of a minimum number of link modules by cycling data between a set of master link modules and a substantially smaller set of slave link modules.
First Claim
Family
International Classification(s)
- No Non-US Classification to display
Cited Art Landscape
Patent Citation Ranking
- No Patent Citation Ranking to display
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully