Memory system and control method for the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6940782
APP PUB NO 20030231543A1
SERIAL NO

10460987

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory system and a control method for the same enable stable operation at high frequencies without a radiant noise problem. In the memory system, a plurality of DRAMs is provided on each of a plurality of modules, and each DRAM is connected with a memory controller by data lines and clock lines. The clock lines have a topology exclusively applied to each module, while the data lines have a topology for connecting them to their associated DRAMs on each module. Command/address lines also have a topology similar to that of the clock lines. In this case, data signals supplied through the data lines and clock and command/address signals supplied through the clock lines and the command/address lines are transferred at different timings between the DRAMs and the memory controller. For this reason, the DRAMs and the memory controller are provided with circuits for matching the timings.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LONGITUDE SEMICONDUCTOR S A R L208 VAL DES BONS MALADES LUXEMBOURG L-2121

International Classification(s)

  • Non-US Classification not provided for expired patents

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Matsui, Yoshinori Tokyo, JP 179 4036

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • Citation Ranking not provided for expired patents

Forward Cite Landscape

Load Citation