Multi-chip wafer level system packages and methods of forming same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6964881
APP PUB NO 20040043533A1
SERIAL NO

10229914

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention defines a packaging implementation providing a multichip multilayer system on a chip solution. Greater integration of a plurality and variety of known good die are contained within cavities formed in a separate substrate is achieved. Additional redistribution and interconnect layers above the multichip configuration may be formed with the redistribution layers terminating in electrical connections such as conductive bumps or balls. In one embodiment, the cavities of the substrate receive signal device connections, such as conductive bumps, of a plurality of semiconductor dice in a flip-chip configuration. A portion of the back surface of the substrate is then removed to a depth sufficient to expose the conductive bumps. In another embodiment, the cavities receive the semiconductor dice with the active surface of the semiconductor dice facing up, wherein metal layer connections are formed and coupled bond pads or other electrical connectors of the semiconductor dice.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
U S BANK NATIONAL ASSOCIATION AS COLLATERAL AGENT633 WEST FIFTH STREET 24TH FLOOR LOS ANGELES CA 90071

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Boon, Suan Jeung Singapore, SG 58 1447
Chia, Yong Poo Singapore, SG 63 1318
Chua, Swee Kwang Singapore, SG 29 777
Eng, Meow Koon Singapore, SG 35 822
Huang, Suangwu Singapore, SG 8 232
Low, Siu Waf Singapore, SG 30 1223
Neo, Yong Loo Singapore, SG 23 611
Zhou, Wei Singapore, SG 770 4458

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation