Self-aligned planar DMOS transistor structure and its manufacturing methods

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6965146
SERIAL NO

10997953

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A self-aligned planar DMOS transistor structure is disclosed, in which a p-body diffusion region is selectively formed in an n-/n+ epitaxial silicon substrate; a self-aligned p+ contact diffusion region is formed within the p-body diffusion region through a first self-aligned implantation window surrounded by a first sacrificial dielectric spacer; a self-aligned n+ source diffusion ring is formed in a surface portion of the p-body diffusion region through a second self-aligned implantation window formed between a protection dielectric layer and a self-aligned implantation masking layer surrounded by the sacrificial dielectric spacer; a self-aligned source contact window is formed on the self-aligned n+ source diffusion ring surrounded by a sidewall dielectric spacer and on the self-aligned p+ contact diffusion region surrounded by the self-aligned n+ source diffusion ring; and a heavily-doped polycrystalline-silicon gate layer is selectively silicided in a self-aligned manner.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SILICON-BASED TECHNOLOGY CORP1F NO 23 R&D RD 1 SCIENCE-BASED INDUSTRIAL PARK HSINCHU R O C

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Wu, Ching-Yuan Hsinchu, TW 57 975

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation