
US Patent No: 6,970,509
Number of patents in Portfolio can not be more than 2000
Cell array and method of multiresolution motion estimation and compensation
Stats
-
Nov 29, 2005
Issued date -
Aug 7, 2001
filing date -
09/924,079
serial no -
In Force
status
Importance
Abstract
A method, apparatus, computer medium, and other embodiments for motion estimation and compensation processing of video and image signals are described. Within a sequence of frames, block-based differences are taken between frames to exploit redundancies between pictures by taking a matchblock from the current picture and by determining a spatial offset in a corresponding reference picture which signifies a good prediction of where the current macroblock can be found. Multi-level motion estimation is performed in three stages to refine the resolution of the motion vector with reduced computational bandwidth. First, a matchblock from a reference frame is decomposed equally into several sub-matchblocks, each of which is searched in parallel over a search area decomposed into sub-blocks by a similar factor so as to determine a preliminary motion vector in the reference picture. Second, a full size matchblock is then searched over a refined search area using the preliminary motion vector to determine an intermediate motion vector, so as to refine the resolution of the preliminary motion vector. Third, fractional-pixel searching is then performed on the matchblock and the intermediate motion vector to determine a final motion vector having an even higher resolution associated with the best motion vector to be used in predicting the current macroblock. In one embodiment, a processor-based motion estimation and compensation cell array enables contemporaneous and independent loading and processing operations in parallel.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 6,209,017 High speed digital signal processor | 26 | 1998 | |
| 6,421,695 Apparatus for implementing inverse discrete cosine transform in digital image processing system | 16 | 1998 | |
|
|
|||
| RE37048 Field programmable digital signal processing array integrated circuit | 11 | 1997 | |
|
|
|||
| 6,701,405 DMA handshake protocol | 22 | 1999 | |
|
|
|||
| 5,941,940 Digital signal processor architecture optimized for performing fast Fourier Transforms | 51 | 1997 | |
|
|
|||
| 5,633,897 Digital signal processor optimized for decoding a signal encoded in accordance with a Viterbi algorithm | 24 | 1995 | |
|
|
|||
| 6,593,860 Distributed on-demand media transcoding system and method | 64 | 2002 | |
|
|
|||
| 5,706,001 Run-length decoding apparatus for use in a video signal decoding system | 14 | 1995 | |
|
|
|||
| 5,361,220 Discrete cosine transformation with reduced components | 22 | 1992 | |
|
|
|||
| 6,728,862 Processor array and parallel data processing methods | 30 | 2000 | |
|
|
|||
| 6,647,061 Video size conversion and transcoding from MPEG-2 to MPEG-4 | 118 | 2000 | |
|
|
|||
| 6,523,071 Process and apparatus for configuring the direct memory access transfer mode of a motherboard or host computer | 9 | 2000 | |
|
|
|||
| 6,243,734 Computer product and method for sparse matrices | 11 | 1998 | |
|
|
|||
| 5,398,078 Method of detecting a motion vector in an image coding apparatus | 135 | 1992 | |
|
|
|||
| 5,835,145 Conversion system using programmable tables for compressing transform coefficients | 45 | 1996 | |
|
|
|||
| 6,507,293 Processing circuit and method for variable-length coding and decoding | 17 | 2000 | |
|
|
|||
| 6,516,031 Motion vector detecting device | 11 | 1998 | |
|
|
|||
| 5,228,130 Multi-channel peripheral interface using selectively flaggable channel register sets for concurrent write in response to any selected channel register write instruction | 15 | 1991 | |
|
|
|||
| 6,038,675 Data processing circuit | 19 | 1998 | |
|
|
|||
| 6,587,057 High performance memory efficient variable-length coding decoder | 36 | 2001 | |
|
|
|||
| 2002/0199,040 High speed communications device/system | 19 | 2001 | |
|
|
|||
| 5,299,144 Architecture for covariance matrix generation | 17 | 1992 | |
|
|
|||
| 5,706,002 Method and apparatus for evaluating the syntax elements for DCT coefficients of a video decoder | 15 | 1996 | |
|
|
|||
| 6,407,680 Distributed on-demand media transcoding system and method | 120 | 2000 | |
|
|
|||
| 6,552,673 Efficient table access for reversible variable length code decoding using a hash function | 15 | 2001 | |
|
|
|||
| 6,463,445 Multimedia information retrieval system and method including format conversion system and method | 64 | 1999 | |
|
|
|||
| 5,799,201 Signal processor | 11 | 1996 | |
|
|
|||
| 5,694,127 Method and apparatus for efficiently generating variable length code data | 16 | 1995 | |
|
|
|||
| 2001/0016,884 Data storage unit with cyclic error detection and avoidance | 10 | 2001 | |
Patent Citation Ranking
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | May 29, 2013 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | May 29, 2017 |
| Fee | Large entity fee | small entity fee | micro entity fee |
|---|---|---|---|
| Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
| Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |