Programmable delay indexed data path register file for array processing

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6970895
SERIAL NO

10026258

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A delay addressed data path register file is designed for use in a programmable processor making up a cell in a multi-processor or array signal processing system. The delay addressable register file is particularly useful in, inter alia, adaptive filters where the filter update latency is variable, interpolation filters where the interpolation factor needs to be programmable, and decimation filters where the decimation factor needs to be programmable. The programmability is achieved in an efficient manner, reducing the number of cycles required to perform this task. A single parameter, the 'delay limit' value, is programmed at start-up, setting up an internal delay-line within the register file of the processor. Thus, any of the delayed registers can be addressed by specifying the delay index during run-time. The delay line advances one location, modulo 'delay-limit', when the processing loop starts a new iteration.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FUNAI ELECTRIC CO LTDDAITO OSAKA 574-0013

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Burns, Geoffrey Ridgefield, CT 8 140
Vaidyanathan, Krishnamurthy Ossining, NY 29 371

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation