Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6976095
SERIAL NO

09476303

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A network processor that has multiple processing elements, each supporting multiple simultaneous program threads with access to shared resources in an interface. Packet data is received from ports in segments and each segment is assigned to one of the program threads. Ordering of segments within packets, and between packets from the same port, is maintained by a scheduler program thread. The scheduler program thread blocks a new assignment of the previously assigned port to a program thread until the program thread to which the port was previously assigned has indicated that it has completed the processing of the segment from that port.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INTEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Adiletta, Matthew J Worc, MA 146 3665
Bernstein, Debra Sudbury, MA 92 3128
Wolrich, Gilbert Framingham, MA 133 4262

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation