Stacked packages

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6977440
SERIAL NO

10454029

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A stacked chip assembly includes individual units having chips mounted on dielectric layers and traces on the dielectric layers interconnecting the contacts of the chips with terminals disposed in peripheral regions of the dielectric layers. At least some of the traces are multi-branched traces which connect chip select contacts to chip select terminals. The units are stacked one above the other with corresponding terminals of the different units being connected to one another by solder balls or other conductive elements so as to form vertical buses. Prior to stacking, the multi-branched traces of the individual units are selectively connected, as by forming solder bridges, so as to leave chip select contacts of chips in different units connected to different chip select terminals and thereby connect these chips to different vertical buses. The individual units desirably are thin and directly abut one another so as to provide a low-height assembly with good heat transfer from chips within the stack.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TESSERA INC3025 ORCHARD PARKWAY SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gibson, David Lake Oswego, OR 59 1827
Kim, Young-Gon Cupertino, CA 39 746
Mitchell, Craig S San Jose, CA 38 2127
Mohammed, Ilyas Santa Clara, CA 319 8544
Pflughaupt, L Elliott Los Gatos, CA 5 410
Zohni, Wael Newark, CA 153 3070

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation