Formal proof methods for analyzing circuit loading problems under operating conditions

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6983429
APP PUB NO 20050071793A1
SERIAL NO

10675851

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process for determining the optimum load driving capacity for each driving node in a complex logic circuit is disclosed. First, the logic equations of the logic circuit are extracted from a circuit description. Then, the fan-out of each driving node is analyzed to determine if the total number of pass transistor loads of the analyzed node is excessive compared to a predetermined driving capacity. For each flagged node, logic equations are added which represent the sum of the node's pass transistor loads, and further logic equations are added to compare the number of pass transistors turned on from one to the absolute maximum for the node. Then, a formal proof program is used to analyze the logic circuit and determine which of the comparators have a true output. For each flagged node, the comparator for the largest number which has a possible true output is identified to determine the highest possible actual load for the node; and, if necessary, the driving capacity of the node is adjusted to handle the determined highest possible actual load.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BULL NH INFORMATION SYSTEMS INC300 CONCORD ROAD BILLERICA MA 01821-4186

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Selway, David W Phoenix, AZ 10 75
Shaiek, Boubaker Phoenix, AZ 2 1

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation