System and method of digital system performance enhancement

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6985547
APP PUB NO 20040174944A1
SERIAL NO

10723592

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention performs a digital computation with a lower than worst-case-required clock period (i.e., a faster clock), and at the same time performs the same computation with a larger, worst-case-assumed, clock period (i.e., a slower clock) on a second system with identical hardware. The outputs from the computations are compared to determine if an error has occurred. If there is a difference in the two answers, the faster computation must be in error (i.e., a miscalculation has occurred), and the system uses the answer from the slower system. In one embodiment, the present invention utilizes two copies of the slower system that each run half as fast as the main system. However, the two copies produce results in the aggregate at the same rate as the main system, which is running at a much faster rate than possible without the invention. Hence the present invention improves performance (e.g., speed), albeit with more hardware. Advantageously, the present invention dynamically adapts to achieve the best performance possible under the actual operating conditions.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BOARD OF GOVERNORS FOR HIGHER EDUCATIONS STATE OF RHODE ISLAND AND PROVIDENCE PLANTATIONS THE301 PROMENADE STREET PROVIDENCE RI 02908

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Uht, Augustus K Cumberland, RI 10 97

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation