Register capable of corresponding to wide frequency band and signal generating method using the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6986072
APP PUB NO 20030025540A1
SERIAL NO

10206822

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A maximum value of the number of mounted memory devices is assumed, and a value of an external delay replica is fixed and set. A desired frequency band is divided into a plurality of sub-frequency bands, and delay times of an output buffer and an internal delay replica are switched and used every sub-frequency band, thereby setting an actual maximum value and an actual minimum value to the internal delay replica. A selecting pin can select the delay time in the internal delay replica. Thus, it is possible to sufficiently ensure a set-up time and a hold time of an internal clock signal generated by a delay locked loop circuit in the latch operation in a register within a desired frequency band and with a permittable number of memory devices, irrespective of the frequency level and the number of mounted memory devices.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LONGITUDE LICENSING LIMITEDBRACKEN ROAD SANDYFORD FIRST FLOOR BLACKTHORN EXCHANGE DUBLIN D18 P3Y9

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Funaba, Seiji Tokyo, JP 50 1562
Iizuka, Takuo Gunma, JP 2 50
Ikeda, Hiroaki Tokyo, JP 198 3714
Nishio, Yoji Tokyo, JP 98 2062
Shibata, Kayoko Tokyo, JP 50 1077
Sorimachi, Masayuki Gunma, JP 2 50
Sugano, Toshio Tokyo, JP 70 2968

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation