US Patent No: 6,996,795

Number of patents in Portfolio can not be more than 2000

Data processing in digital systems




Loading Importance Indicators... loading....


See full text

A structure comprising an FPGA (Field-Programmable Gate Array) for relieving bottlenecks, and a method for operating the structure. The FPGA comprises multiple FPGA elements each of which includes a CLB (Configurable Logic Block), an instruction queue, and a data buffer. One functional block after another (separate from one another) can be formed in the FPGA via a first local IO (Input/Output) circuit and moved to a second local IO circuit. Within each functional block, a mapped logic location function calculates the direction, distance, and the time for the step from the current location of the functional block stored in a mapped location register, and the destination stored in a mapped destination register, and the time allowed for the movement, and stores the direction and distance of the step in the mapped movement register. Then, the functional block moves according the direction and distance stored in the mapped movement register.

Loading the Abstract Image... loading....

First Claim

See full text


Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]


Inventor Name Address # of filed Patents Total Citations
Goodnow, Kenneth J Essex, VT 111 705
Ogilvie, Clarence R Huntington, VT 74 406
Ventrone, Sebastian T South Burlington, VT 191 1308

Cited Art Landscape

Patent Info (Count) # Cites Year
2003/0023,649 Digital filtering method and device and sound image localizing device 5 2002
Alcatel Canada Inc. (1)
2003/0119,555 System for providing fabric activity switch control in a communications system 11 2001
6,349,346 Control fabric unit including associated configuration memory and PSOP state machine adapted to provide configuration address to reconfigurable functional unit 106 1999
6,282,627 Integrated processor and programmable data path chip for reconfigurable computing 260 2000
Altera Corporation (1)
6,011,406 Ultra-fast configuration mode for a programmable logic device 15 1998
* 5,654,650 High throughput FPGA control interface 65 1995
5,892,961 Field programmable gate array having programming instructions in the configuration bitstream 228 1997
* 6,205,574 Method and system for generating a programming bitstream including identification bits 58 1998
* 6,408,422 Method for remapping logic modules to resources of a programmable gate array 32 1999
6,346,824 Dedicated function fabric for use in field programmable gate arrays 191 2000
* 6,530,070 Method of constraining non-uniform layouts using a uniform coordinate system 9 2001
* 6,624,654 Methods for implementing circuits in programmable logic devices to minimize the effects of single event upsets 12 2002
* 6,772,405 Insertable block tile for interconnecting to a device embedded in an integrated circuit 5 2002
5,828,858 Worm-hole run-time reconfigurable processor field programmable gate array (FPGA) 169 1996
The United States of America as represented by the Secretary of the Air Force (1)
6,215,327 Molecular field programmable gate array 43 1999
* 6,577,158 Interconnect circuitry for implementing bit-swap functions in a field programmable gate array and method of operation 7 2001
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
* 7,353,486 Data processing in digital systems 0 2005
* Cited By Examiner

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Aug 7, 2017
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00