Automatic code generation for integrated circuit design

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6996799
SERIAL NO

09634131

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit is designed by interconnecting pre-designed data-driven cores (intellectual property, functional blocks). Hardware description language (e.g. Verilog or VHDL) and software language (e.g. C or C++) code for interconnecting the cores is automatically generated by software tools from a central circuit specification. The central specification recites pre-designed hardware cores (intellectual property) and the interconnections between the cores. HDL and software language test benches, and timing constraints are also automatically generated from the central specification. The automatic generation of code simplifies the interconnection of pre-existing cores for the design of complex integrated circuits.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ROADMAP GEO LP III AS ADMINISTRATIVE AGENT130 BLOOR STREET WEST SUITE 603 TORNTO M5S 1N5

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cismas, Sorin C Saratoga, CA 44 600
Monsen, Kristan J Los Altos, CA 3 295
So, Henry K Campbell, CA 1 83

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation