US Patent No: 7,016,989

Number of patents in Portfolio can not be more than 2000

Fast 16 bit, split transaction I/O bus

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A synchronous bus system that enables the bus lengths between devices to be extended such that the timing budget is more than one clock cycle. A reset process resets the transmission and reception circuitry and both circuitry function according to prespecified parameters relative to the deassertion of the reset signal such that the amount of logic required to latch and sample the data is minimized. As the timing budget is not limited to one clock cycle, devices can be spaced further apart providing more physical space for devices. Furthermore, skew sensitivity is reduced as to the skew is distributed over multiple clock periods.

Loading the Abstract Image... loading....

First Claim

See full text

all claims..

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
INTEL CORPORATIONSANTA CLARA, CA25686

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bell, D Michael Beaverton, OR 27 832

Cited Art Landscape

Patent Info (Count) # Cites Year
 
INTEL CORPORATION (10)
5,404,171 Method and apparatus for synchronizing digital packets of information to an arbitrary rate 17 1992
5,471,587 Fractional speed bus coupling 40 1992
5,548,733 Method and apparatus for dynamically controlling the current maximum depth of a pipe lined computer bus system 26 1994
5,625,779 Arbitration signaling mechanism to prevent deadlock guarantee access latency, and guarantee acquisition latency for an expansion bridge 41 1994
5,894,567 Mechanism for enabling multi-bit counter values to reliably cross between clocking domains 10 1995
5,758,166 Method and apparatus for selectively receiving write data within a write buffer of a host bridge 26 1996
5,768,545 Collect all transfers buffering mechanism utilizing passive release for a multiple bus environment 14 1996
5,729,760 System for providing first type access to register if processor in first mode and second type access to register if processor not in first mode 127 1996
5,784,579 Method and apparatus for dynamically controlling bus access from a bus agent based on bus pipeline depth 11 1996
6,347,351 Method and apparatus for supporting multi-clock propagation in a computer system having a point to point half duplex interconnect 14 1999
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (6)
5,257,258 "Least time to reach bound" service policy for buffer systems 11 1991
5,448,708 System for asynchronously delivering enqueue and dequeue information in a pipe interface having distributed, shared memory 16 1992
5,634,015 Generic high bandwidth adapter providing data communications between diverse communication networks and computer system 132 1994
5,671,441 Method and apparatus for automatic generation of I/O configuration descriptions 72 1994
5,715,438 System and method for providing time base adjustment 28 1995
5,768,550 Bus interface logic system 12 1995
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (3)
5,802,278 Bridge/router architecture for high performance scalable networking 225 1996
5,668,971 Posted disk read operations performed by signalling a disk read complete to the system prior to completion of data transfer 110 1996
5,862,338 Polling system that determines the status of network ports and that stores values indicative thereof 93 1996
 
Amdahl Corporation (1)
5,491,799 Communication interface for uniform communication among hardware and software units of a computer system 17 1994
 
APPLE INC. (1)
5,467,464 Adaptive clock skew and duty cycle compensation for a serial data bus 64 1993
 
CIRRUS LOGIC, INC. (1)
5,771,356 Apparatus for controlling FIFO buffer data transfer by monitoring bus status and FIFO buffer thresholds 70 1995
 
CONTEL FEDERAL SYSTEMS, INC., A DE CORP. (1)
4,503,499 Controlled work flow system 191 1982
 
Datapoint Corporation (1)
4,941,089 Input/output network for computer system 155 1986
 
Dell USA, L.P. (1)
5,657,457 Method and apparatus for eliminating bus contention among multiple drivers without performance degradation 8 1994
 
FREESCALE SEMICONDUCTOR, INC. (1)
5,499,338 Bus system having a system bus, an internal bus with functional units coupled therebetween and a logic unit for use in such system 11 1994
 
INTELLECTUAL VENTURES II LLC (1)
5,768,546 Method and apparatus for bi-directional transfer of data between two buses with different widths 75 1996
 
KABUSHIKI KAISHA TOSHIBA (1)
6,330,650 Data receiver that performs synchronous data transfer with reference to memory module 19 1998
 
LENOVO (SINGAPORE) PTE LTD. (1)
5,325,492 System for asynchronously delivering self-describing control elements with a pipe interface having distributed, shared memory 51 1993
 
LSI LOGIC CORPORATION (1)
5,210,858 Clock division chip for computer system which interfaces a slower cache memory controller to be used with a faster processor 22 1989
 
LUCENT TECHNOLOGIES INC. (1)
4,922,486 User to network interface protocol for packet communications networks 317 1988
 
MARCONI COMMUNICATIONS, INC. (1)
5,905,766 Synchronizer, method and system for transferring data 45 1996
 
MOTOROLA MOBILITY LLC (1)
5,541,919 Multimedia multiplexing device and method using dynamic packet segmentation 146 1994
 
MOTOROLA, INC. (1)
5,751,969 Apparatus and methods for predicting and managing congestion in a network 46 1995
 
NATIONAL SEMICONDUCTOR CORPORATION (1)
5,101,347 System for reducing skew in the parallel transmission of multi-bit data slices 19 1988
 
RADIUS INC. (1)
5,574,862 Multiprocessing system with distributed input/output management 40 1993
 
RAYTHEON COMPANY (1)
4,719,621 Packet fastbus 64 1985
 
ROUND ROCK RESEARCH, LLC (1)
6,044,474 Memory controller with buffered CAS/RAS external synchronization capability for reducing the effects of clock-to-signal skew 27 1997
 
TELEFONAKTIEBOLAGET LM ERICSSON (PUBL) (1)
5,361,252 Method and a device for monitoring channel split data packet transmission 17 1993
 
TERADATA US, INC. (1)
5,764,961 Predictable diverse data delivery enablement method and apparatus for ATM based computer system 23 1996
 
XLNT Designs, Inc. (1)
5,659,718 Synchronous bus and bus interface device 76 1994
 
Other [Check patent profile for assignment information] (1)
5,193,090 Access protection and priority control in distributed queueing 35 1990

Patent Citation Ranking

Forward Cite Landscape

  • No Forward Cites to Display

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Sep 21, 2017
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00