Method of providing multiple logical bits per memory cell

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7019381
SERIAL NO

10611544

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor substrate is provided over which electrically conductive columns are formed along with electrically conductive rows crossing over the electrically conductive columns. A plurality of memory components are formed each having a resistance value corresponding to multiple logical bits and non-volatile memory cells are each formed by connecting a memory component between an electrically conductive row and an electrically conductive column.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HEWLETT-PACKARD DEVELOPMENT COMPANY L PSPRING TX 77389

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bloomquist, legal representative Judy Meridian, ID 8 25
Brandenberger, Sarah M Boise, ID 20 192
Eldredge, Kenneth J Boise, ID 67 1336
Fricke, Peter J Corvallis, OR 29 486
Smith, Kenneth K Boise, ID 95 940
Van, Brocklin Andrew L Corvallis, OR 214 3095

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation