Stacked semiconductor chip package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7023079
APP PUB NO 20020125580A1
SERIAL NO

10087432

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention relates to a stacked semiconductor chip package comprising a substrate, a first chip, a plate, and a second chip The first chip is mounted on the substrate. The second chip comprises two opposed longitudinal sides defining a first length. The plate is mounted between the first chip and the second chip, and connects the first chip and the second chip. Corresponding to the two longitudinal sides of the second chip, the plate has two opposed longitudinal sides defining a second length. The second length is larger than the first length to expose the opposed longitudinal sides of the plate. An overflow adhesive portion is formed between the plate and the second chip, and the overflow adhesive portion exposes on the plate. Therefore, the testing instrument can detect the size of the overflow adhesive portion and the thickness of the adhesive layer so as to control the quality of the stacked semiconductor chip package. The adhesion strength between the stacked chip and the plate can be augmented to raise the reliability of the stacked semiconductor chip package product.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ADVANCED SEMICONDUCTOR ENGINEERING INCKAOHSIUNG

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Kuang-Hui Kaohsiung, TW 7 241
Pai, Tsung-Ming Tainan, TW 9 157
Wang, Sung-Fei Kaohsiung, TW 25 287

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation