Delay settings for a wide-range, high-precision delay-locked loop and a delay locked loop implementation using these settings
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 11, 2006
Issued Date -
N/A
app pub date -
May 30, 2001
filing date -
May 30, 2001
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A delay-locked-loop (DLL) that has increased precision and a wide range of operation is formed by utilizing a chain of delay blocks to add or subtract a discreet amount of delay, and a voltage-controlled delay line (VCDL) to add or subtract a smaller amount of delay. The delay blocks allow the delayed clock signal to get close to the reference clock signal, while the VCDL allows the delayed clock signal to lock onto the reference clock signal.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully