Circuits and methods for high-capacity asynchronous pipeline processing
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 30, 2006
Issued Date -
N/A
app pub date -
Mar 15, 2005
filing date -
Apr 25, 2000
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A latchless dynamic asynchronous digital pipeline circuit provides decoupled control of pull-up and pull-down. Using two decoupled input, a stage is driven through three distinct phases in sequence: evaluate, isolate and precharge. In the isolate phase, a stage holds its outputs stable irrespective of any changes at its inputs. Adjacent pipeline stages are capable of storing distinct data items without spacers.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully