Failure analyzing system and method for displaying the failure

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7071833
APP PUB NO 20050270165A1
SERIAL NO

10869821

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A failure analyzing system for displaying a position of a failure in a semiconductor device, includes: a circuit position memory for storing physical positions of respective circuits included in the semiconductor device; a defective information acquisition unit for acquiring information on a defective circuit included in the semiconductor device; and a display for displaying the defective circuit on a layout of the semiconductor device with a color that is different between the physical positions.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ADVANTEST CORPORATION6-2 MARUNOUCHI 1-CHOME CHIYODA-KU TOKYO 100-0005

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Nagano, Katsuhito Tokyo, JP 2 38
Ogawa, Shuichiro Tokyo, JP 9 96

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation