Method for distributing clock signals to flip-flop circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7075336
APP PUB NO 20030014724A1
SERIAL NO

10184425

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for distributing clocks to flip-flop circuits which constitute a logic circuit includes obtaining a timing slack of a first minimum delay time with respect to a minimum delay constraint time and a timing slack of a first maximum delay time with respect to a maximum delay constraint time for a clock in an input path to a flip-flop circuit, obtaining a timing slack of a second minimum delay time with respect to a minimum delay constraint time and a timing slack of a second maximum delay time with respect to a maximum delay constraint time for a clock in an output path from all the flip-flop circuits which receive the clocks from a clock terminal directly and obtaining a delay value which maximizes a minimum value of each of the first and second minimum delay time and maximum delay time of timing slacks.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBAMINATO-KU TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ishioka, Takashi Kanagawa-ken, JP 14 200
Kojima, Naohito Kanagawa-ken, JP 7 48
Minami, Fumihiro Kanagawa-ken, JP 34 1198
Murakata, Masami Kanagawa-ken, JP 12 832

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation