System and method for instruction level multithreading scheduling in a embedded processor
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 25, 2006
Issued Date -
N/A
app pub date -
Oct 1, 2002
filing date -
Dec 22, 1999
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A system and method for enabling multithreading in a embedded processor, invoking zero-time context switching in a multithreading environment, scheduling multiple threads to permit numerous hard-real time and non-real time priority levels, fetching data and instructions from multiple memory blocks in a multithreading environment, and enabling a particular thread to modify the multiple states of the multiple threads in the processor core.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully