Clock control apparatus and method, for a memory controller, that processes a block access into single continuous macro access while minimizing power consumption

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7085941
APP PUB NO 20030200474A1
SERIAL NO

10414013

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A clock control apparatus for a memory controller comprises an interface unit which processes a block access to a plurality of banks of an SDRAM as a single continuous macro access in order to perform arbitration of the macro access, the block access externally supplied to the memory controller. A power-saving control unit controls both a clock signal of an internal circuit of the memory controller and a clock enable signal of the SDRAM in response to a control signal supplied from the interface unit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FUJITSU LIMITED1-1 KAMIKODANAKA 4-CHOME NAKAHARA-KU KAWASAKI-SHI KANAGAWA 211-8588

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Li, Jiang Kawasaki, JP 294 4548

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation