Managing multiple processor performance states

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7089430
APP PUB NO 20030120961A1
SERIAL NO

10027652

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In one embodiment of the invention, a performance information associated with a processor is read. A processor performance table that corresponds to the performance information is located. The performance table includes a plurality of performance parameters to control performance of the processor. A performance state (PS) structure is updated using one of the processor performance table and a default table.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cooper, Barnes Beaverton, OR 119 3159

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation