Method, system, and apparatus for reducing power consumption of a memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7103730
APP PUB NO 20030191915A1
SERIAL NO

10119864

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method, system, and apparatus to reduce power consumption of a memory by actively asserting the CKE pin based at least in part on a LRU status of the rows in an active mode.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Saxena, Alankar Folsom, CA 8 357
Sreenivas, Aditya Eldorado Hills, CA 41 1096

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation