Method for efficient buffer tag allocation
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 12, 2006
Issued Date -
N/A
app pub date -
Aug 12, 2003
filing date -
Aug 12, 2003
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method and mechanism for allocating transaction tags. A request queue includes a counter whose value is used to identify a corresponding tag of a plurality of unique tags. The queue is configured to increment the counter and use the current count value to index into a buffer pool. If the tag corresponding to the currently indexed buffer pool entry is available for allocation, a determination is made as to whether the currently identified tag is corresponds to the last tag which has been de-allocated. If the identified available buffer pool entry/tag matches the last tag which was de-allocated, the queue continues the process of counter incrementation and searching of the buffer pool for an available entry to select for allocation. When a request is received, the currently selected tag is allocated. Additional circuitry may be used to identify a fallback tag in the event a request is received while the queue is searching for a tag. In such an event, the fallback tag may be allocated.
First Claim
Family
International Classification(s)
Cited Art Landscape
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| * 6574708 Source controlled cache allocation | 45 | 2001 | |
|
|
|||
| * 6446183 Systems and methods for persistent and robust memory management | 20 | 2000 | |
| * 2003/0182,537 Mechanism to assign more logical load/store tags than available physical registers in a microprocessor system | 7 | 2002 | |
| * 2003/0046,356 Method and apparatus for transaction tag assignment and maintenance in a distributed symmetric multiprocessor system | 25 | 2002 | |
|
|
|||
| * 6032219 System and method for buffering data | 15 | 1997 | |
|
|
|||
| * 5964859 Allocatable post and prefetch buffers for bus bridges | 23 | 1997 | |
|
|
|||
| 6230191 Method and apparatus for regulating the amount of buffer memory requested by a port in a multi-port switching device with shared buffer memory | 24 | 1998 | |
|
|
|||
| * 5781925 Method of preventing cache corruption during microprocessor pipelined burst operations | 5 | 1995 | |
|
|
|||
| * 6587929 Apparatus and method for performing write-combining in a pipelined microprocessor using tags | 4 | 2001 | |
|
|
|||
| 6515963 Per-flow dynamic buffer management | 94 | 1999 | |
|
|
|||
| * 5524263 Method and apparatus for partial and full stall handling in allocation | 67 | 1994 | |
| * 6591342 Memory disambiguation for large instruction windows | 14 | 1999 | |
|
|
|||
| * 5522045 Method for updating value in distributed shared virtual memory among interconnected computer nodes having page table with minimal processor involvement | 77 | 1994 | |
|
|
|||
| * 6574725 Method and mechanism for speculatively executing threads of instructions | 76 | 1999 | |
|
|
|||
| * 5813031 Caching tag for a large scale cache computer memory system | 64 | 1997 | |
Patent Citation Ranking
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Mar 12, 2018 |
| Fee | Large entity fee | small entity fee | micro entity fee |
|---|---|---|---|
| Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
| Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully