Method and an apparatus to generate static logic level output

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7126398
SERIAL NO

11012610

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and an apparatus to generate static logic level outputs without a direct connection from a MOS transistor gate to either a power supply or ground supply are described. The apparatus may include a first circuit comprising a static logic level output. The apparatus may further include a second circuit coupled to the first circuit to drive the first circuit. The second circuit may comprise at least one of a latch and a feedback device.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MONTEREY RESEARCH LLC3945 FREEDOM CIRCLE SUITE 900 SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Landry, Greg J Merrimack, NH 18 194
Reinschmidt, Robert M Hollis, NH 15 210
Voelkel, Eric H Ben Lomond, CA 18 399

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation