System and method for providing a redundant memory array in a semiconductor memory integrated circuit
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 2, 2007
Grant Date -
Feb 3, 2005
app pub date -
Jul 28, 2003
filing date -
Jul 28, 2003
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A memory device that has an internal memory array provides timing signals to control the output timing of one or more redundant memory blocks that substitute for defective memory blocks in the internal memory array. In one embodiment, the internal memory array includes a pipelined output stage, and the timing signals ensure that the data is output from the memory devices in the order memory access requests are issued, even when the latency of the redundant memory blocks is less than the latency of the main memory array by up to two clock periods. In one embodiment, a FIFO memory queues the output data of the redundant memory blocks waiting to be output.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully