Scalable self-aligned dual floating gate memory cell array and methods of forming the array

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7211866
APP PUB NO 20050201154A1
SERIAL NO

11111129

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated non-volatile memory circuit is formed by first growing a thin dielectric layer on a semiconductor substrate surface, followed by depositing a layer of conductive material such as doped polysilicon on this dielectric layer, the conductive material then being separated into rows and columns of individual floating gates. Cell source and drain diffusions in the substrate are continuously-elongated across the rows. Field dielectric deposited between the rows of floating gates provides electrical isolation between the rows. Shallow trenches may be included between rows without interrupting the conductivity of the diffusions along their lengths. A deep dielectric filled trench is formed in the substrate between the array and peripheral circuits as electrical isolation. Various techniques are included that increase the field coupling area between the floating gates and a control gate. Other techniques increase the thickness of dielectric between control gates in order to decrease the field coupling between them.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SANDISK TECHNOLOGIES LLC6900 DALLAS PARKWAY SUITE 325 PLANO TX 75024

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fong, Yupin K Fremont, CA 11 935
Harari, Eliyahou Los Gatos, CA 199 19865
Samachisa, George San Jose, CA 89 5998
Yuan, Jack H Cupertino, CA 54 4464

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation