Method and apparatus for solving an optimization problem in an integrated circuit layout

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7216308
APP PUB NO 20040098678A1
SERIAL NO

10335239

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Some embodiments of the invention provide a method of solving an optimization problem. The problem includes a plurality of elements, and one or more solutions have been previously identified for each element. The method specifies a first solution set that has one identified solution for each element. In some embodiments, the method then iteratively examines all the elements of the problem. During the examination of each particular element, the method iteratively examines all the identified solutions for the particular element. During the examination of each particular solution, the method replaces the current solution for the particular element in the first solution set with a previously unexamined solution for the particular element if the replacement would improve the first set.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CADENCE DESIGN SYSTEMS INC2655 SEELY AVENUE SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Frankle, Jonathan Los Gatos, CA 27 345
Teig, Steven Menlo Park, CA 333 6577

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation