Back-face and edge interconnects for lidded package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7224056
APP PUB NO 20050087861A1
SERIAL NO

10949844

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A packaged microelectronic device is provided which includes: (a) a unit having a chip with an upwardly-facing front surface and a downwardly-facing rear surface, a lid overlying at least a portion of the front surface of the chip, the lid having a top surface facing upwardly away from the chip and unit connections exposed at the top surface of the lid. At least some of the unit connections are electrically connected to the chip. The packaged microelectronic device also includes a package structure including structure defining package terminals, at least some of the package terminals being electrically connected to the chip. The package structure, the unit or both define a downwardly-facing bottom surface of the package, the terminals being exposed at the bottom surface.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TESSERA INC3025 ORCHARD PARKWAY SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Burtzlaff, Robert Santa Clara, CA 9 1003
Haba, Belgacem Cupertino, CA 769 23924
Humpston, Giles San Jose, CA 82 4077
Mitchell, Craig S San Jose, CA 38 2127
Tuckerman, David B Orinda, CA 241 6551
Warner, Michael San Jose, CA 57 2058

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation