Method of making assemblies having stacked semiconductor chips

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7229850
APP PUB NO 20050239234A1
SERIAL NO

11165877

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of manufacturing a plurality of semiconductor chip packages and the resulting chip package assemblies. The method includes providing a circuitized substrate having terminals and leads. A first microelectronic element is arranged with the substrate and contacts on the microelectronic element are connected to the substrate. A conductive member is placed on top of the first microelectronic element and is used to support a second microelectronic element. The second microelectronic element is arranged with the conductive member in a top and bottom position. The second microelectronic element is then also connected by leads from contacts on the second microelectronic element to pads and terminals on the circuitized substrate. The conductive member is then connected to a third pad or set of pads on the substrate. An encapsulant material may be deposited so as to encapsulate the leads and at least one surface of the microelectronic elements. The encapsulant material is then cured thereby defining a composite of chip assemblies which may be singulated into individual chip packages.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TESSERA INCSAN JOSE AOZHUO PARK ROAD NO 3025 OF THE STATE OF CALIFORNIA SAN JOSE CALIFORNIA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Li, Delin San Jose, CA 63 360

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation