Importance

Loading Importance Indicators...

Abstract

A memory device operable to receive an input signal and to generate a corresponding data bearing output signal in response. The device includes a series of circuit stages operable to be triggered by the input signal at a first stage of the series, thereby causing a sequential triggering of stages along the series to a last stage of the series to generate the output signal, the data represented in time durations taken for each stage in the series to trigger a subsequent stage in the series. Sequential triggering of the stages generates a data bearing output signal for output from the device. The device can be modified to repetitively output the data in response to the input signal. Moreover, the device can be adapted to provide a delay before repeating the data, thereby coping with contention when several of the devices are operating within range of one another.

Loading the Abstract Image...

First Claim