Method of making a microelectronic and/or optoelectronic circuitry sheet

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7259106
APP PUB NO 20060063351A1
SERIAL NO

11223515

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A circuitry sheet (322) comprising an electronic device layer stack (304) containing electronic devices, e.g., thin-film transistors, or portions thereof, formed by removing material from both sides of the device layer stack. The circuitry sheet may be made by an electronic/optoelectronic device manufacturing method (200) that includes the steps of forming the device layer stack on a temporary substrate (300), removing material from both sides of the device layer stack, and then attaching a permanent substrate (348) to the device layer stack. The method uses one or more resist layers (600) that may be activated simultaneously and independently to impart distinct circuit pattern images (603, 608, 612) into each of a plurality of image levels (612, 616, 620) within each resist layer, thereby obviating repetitive sequential exposure, registration and alignment steps.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VERSATILIS LLC488 RIDGEFIELD ROAD SHELBURNE VT 05482

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jain, Ajaykumar R San Carlos, CA 23 1593

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation