Saving power when in or transitioning to a static mode of a processor
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 21, 2007
Grant Date -
N/A
app pub date -
Oct 23, 2000
filing date -
Oct 23, 2000
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method for reducing power utilized by a processor including the steps of determining that a processor is transitioning from a computing mode to a mode is which system clock to the processor is disabled, and reducing core voltage to the processor to a value sufficient to maintain state during the mode in which system clock is disabled.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully