Efficient tile layout for a programmable logic device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7274214
SERIAL NO

11151938

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In an integrated circuit including an array of substantially similar tiles, a tile includes a logic block and at least one column of routing multiplexers driving interconnect lines that can be used to programmably interconnect the logic blocks. An output terminal of the logic block drives a vertically adjacent subset of the routing multiplexers in the column. Optionally, the tile also includes a second column of routing multiplexers. The logic block output terminal also drives a vertically adjacent subset of the routing multiplexers in the second column, and in some embodiments the two subsets are physically located in horizontal alignment with one another within the tile. The tile can also include a column of input multiplexers for the logic block. The logic block output terminal also drives a vertically adjacent subset of the input multiplexers, and the subsets of routing multiplexers and input multiplexers can be horizontally aligned within the tile.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
XILINX, INC.SAN JOSE, CA3663

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Young, Steven P Boulder, CO 208 6110

Cited Art Landscape

Patent Info (Count) # Cites Year
 
NEC CORPORATION (1)
6836147 Function block 16 2002
 
MONTEREY RESEARCH, LLC (2)
* 6201408 Hybrid product term and look-up table-based programmable logic device with improved speed and area efficiency 14 1998
6201409 High performance product term based carry chain scheme 16 2000
 
LATTICE SEMICONDUCTOR CORPORATION (4)
5381058 FPGA having PFU with programmable output driver inputs 51 1993
* 6380759 Variable grain architecture for FPGA integrated circuits 46 2000
6605959 Structure and method for implementing wide multiplexers 11 2001
2005/0093,577 Multiplexer circuits 12 2003
 
ACTEL CORPORATION (1)
5698992 Programmable logic module and architecture for field programmable gate array device 30 1996
 
VENTURE LENDING & LEASING IV, V (1)
2006/0164,120 Programmable logic cells with Local Connections 12 2005
 
KILOPASS TECHNOLOGY, INC. (1)
* 2005/0218,929 Field programmable gate array logic cell and its derivatives 11 2004
 
ALTERA CORPORATION (18)
5761099 Programmable logic array integrated circuits with enhanced carry routing 59 1995
5850152 Programmable logic array integrated circuit devices 60 1997
6107822 Logic element for a programmable logic integrated circuit 38 1998
6122720 Coarse-grained look-up table architecture 44 1998
2001/0048,320 Programmable logic device logic modules with shift register capabilities 17 2001
6452834 2T dual-port DRAM in a pure logic process with non-destructive read capability 16 2001
2001/0006,347 Redundancy circuitry for programmable logic devices with interleaved input circuits 25 2001
2002/0057,103 Interconnection and input/output resources for programable logic integrated circuit devices 15 2002
* 6646467 PCI-compatible programmable logic devices 9 2002
6747480 Programmable logic devices with bidirect ional cascades 29 2002
* 6987401 Compare, select, sort, and median-filter apparatus in programmable logic devices and associated methods 6 2002
6937064 Versatile logic element and logic array block 21 2002
6943580 Fracturable lookup table and logic element 35 2003
6873181 Automated implementation of non-arithmetic operators in an arithmetic logic cell 16 2003
2005/0038,844 Programmable logic device including multipliers and configurations thereof to reduce resource utilization 11 2003
7061268 Initializing a carry chain in a programmable logic device 24 2004
7030652 LUT-based logic element with support for Shannon decomposition and associated method 12 2004
2005/0127,944 Versatile logic element and logic array block 26 2005
 
MARVELL SEMICONDUCTOR, INC. (1)
* 6515506 Circuit for reducing pin count of a semiconductor chip and method for configuring the chip 13 2000
 
XILINX, INC. (39)
5629886 Method and structure for providing fast propagation of a carry signal in a field programmable gate array 60 1995
5546018 Fast carry structure with synchronous input 155 1995
5801546 Interconnect architecture for field programmable gate array using variable length conductors 103 1996
5889413 Lookup tables which double as shift registers 71 1996
5818730 FPGA one turn routing structure and method using minimum diffusion area 8 1996
5828230 FPGA two turn routing structure with lane changing and minimum diffusion area 46 1997
6427156 Configurable logic block with AND gate for efficient multiplication in FPGAS 85 1997
5914616 FPGA repeatable interconnect structure with hierarchical interconnect lines 371 1997
5889411 FPGA having logic element carry chains capable of generating wide XOR functions 193 1997
5942913 FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines 69 1997
5963050 Configurable logic element with fast feedback paths 116 1997
5920202 Configurable logic element with ability to evaluate five and six input functions 84 1997
6069490 Routing architecture using a direct connect routing mesh 182 1997
6086629 Method for design implementation of routing in an FPGA using placement directives such as local outputs and virtual buffers 41 1997
5907248 FPGA interconnect structure with high-speed high fanout capability 49 1998
6081914 Method for implementing priority encoders using FPGA carry logic 27 1998
6184709 Programmable logic device having a composable memory array overlaying a CLB array 115 1998
6188091 FPGA one turn routing structure using minimum diffusion area 4 1998
6163167 Method for generating an FPGA two turn routing structure with lane changing and minimum diffusion area 5 1998
6157209 Loadable up-down counter with asynchronous reset 39 1998
6184712 FPGA configurable logic block with multi-purpose logic/memory circuit 48 1999
6154053 Look-ahead carry structure with homogeneous CLB structure and pitch larger than CLB pitch 53 1999
6107827 FPGA CLE with two independent carry chains 47 1999
6204689 Input/output interconnect circuit for FPGAs 76 1999
6396303 Expandable interconnect structure for FPGAS 76 1999
6124731 Configurable logic element with ability to evaluate wide logic functions 30 2000
6204690 FPGA architecture with offset interconnect lines 37 2000
6288570 Logic structure and circuit for fast carry 49 2000
6466052 Implementing wide multiplexers in an FPGA using a horizontal chain structure 22 2001
6396302 Configurable logic element with expander structures 78 2001
6448808 Interconnect structure for a programmable logic device 133 2001
6630841 Configurable logic element with expander structures 14 2002
6708191 Configurable logic block with and gate for efficient multiplication in FPGAS 24 2002
6829756 Programmable logic device with time-multiplexed interconnect 164 2002
7111214 Circuits and methods for testing programmable logic devices using lookup tables and carry chains 14 2002
6621296 FPGA lookup table with high speed read decorder 24 2002
6847228 Carry logic design having simplified timing modeling for a field programmable gate array 10 2002
* 6943581 Test methodology for direct interconnect with multiple fan-outs 8 2003
7138820 System monitor in a programmable logic device 39 2004
 
ALTERA CANADA CO. (1)
6828824 Heterogeneous interconnection architecture for programmable logic devices 55 2003
 
QuickLogic Corporation (1)
5986468 Programmable application specific integrated circuit and logic cell therefor 11 1997
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
Semiconductor Energy Laboratory Co., Ltd. (2)
* 9391620 Programmable logic device and semiconductor device 0 2013
* 2014/0176,185 PROGRAMMABLE LOGIC DEVICE AND SEMICONDUCTOR DEVICE 6 2013
 
ALTERA CORPORATION (4)
* 7394287 Programmable logic device having complex logic blocks with improved logic cell functionality 5 2007
7459932 Programmable logic device having logic modules with improved register capabilities 1 2007
7675319 Programmable logic device having complex logic blocks with improved logic cell functionality 1 2008
* 2008/0290,898 PROGRAMMABLE LOGIC DEVICE HAVING COMPLEX LOGIC BLOCKS WITH IMPROVED LOGIC CELL FUNCTIONALITY 1 2008
 
XILINX, INC. (10)
7498192 Methods of providing a family of related integrated circuits of different sizes 9 2006
7491576 Yield-enhancing methods of providing a family of scaled integrated circuits 7 2006
* 7451421 Methods of implementing and modeling interconnect lines at optional boundaries in multi-product programmable IC dies 11 2006
7402443 Methods of providing families of integrated circuits with similar dies partially disabled using product selection codes 11 2006
8001511 Methods of implementing and modeling interconnect lines at optional boundaries in multi-product programmable IC dies 14 2008
8957512 Oversized interposer 0 2012
8869088 Oversized interposer formed from a multi-pattern region mask 0 2012
9026872 Flexible sized die for use in multi-die integrated circuit 1 2012
9547034 Monolithic integrated circuit die having modular die regions stitched together 0 2013
9372956 Increased usable programmable device dice 0 2014
* Cited By Examiner

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Mar 25, 2019
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00