US Patent No: 7,286,441

Number of patents in Portfolio can not be more than 2000

Integrated memory controller

Stats

See full text
ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory system comprises a memory that includes at least one of Synchronous Dynamic Random Access Memory (SDRAM) and Double Data Rate SDRAM (DDR). A memory controller communicates with the memory, generates an SDRAM clock signal, and receives a bi-directional sampling clock signal (DQS). When the memory includes the DDR, the memory generates the DQS. When the memory includes the SDRAM, the DQS is based on the SDRAM clock signal.

Loading the Abstract Image... loading....

First Claim

See full text

all claims..

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
MARVELL INTERNATIONAL LTD.HAMILTON3292

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jayabharathi, Dinesh Orange, CA 10 12
White, Theodore C Rancho Santa Margarita, CA 26 399

Cited Art Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (10)
4,603,382 Dynamic buffer reallocation 145 1984
5,014,186 Data-processing system having a packet transfer type input/output system 77 1988
5,506,989 Arbitration system limiting high priority successive grants 45 1990
5,146,585 Synchronized fault tolerant clocks for multiprocessor systems 91 1990
5,307,216 Sector identification method and apparatus for a direct access storage device 47 1991
5,487,170 Data processing system having dynamic priority task scheduling capabilities 101 1993
5,519,837 Pseudo-round-robin arbitration for a shared resource system providing fairness and high throughput 69 1994
5,544,346 System having a bus interface unit for overriding a normal arbitration scheme after a system resource device has already gained control of a bus 45 1994
5,546,545 Rotating priority selection logic circuit 54 1994
5,692,135 Method and system for performing an asymmetric bus arbitration protocol within a data processing system 38 1995
 
MARVELL INTERNATIONAL LTD. (8)
5,428,627 Method and apparatus for initializing an ECC circuit 44 1992
5,249,271 Buffer memory data flow controller 90 1993
5,627,695 System and method for generating unique sector identifiers for an identificationless disk format 59 1995
6,092,231 Circuit and method for rapid checking of error correction codes using cyclic redundancy check 137 1998
6,487,631 Circuit and method for monitoring sector transfers to and from storage medium 40 1999
6,530,000 Methods and systems for arbitrating access to a disk controller buffer memory by allocating various amounts of times to different accessing units 42 1999
6,330,626 Systems and methods for a disk controller memory architecture 81 2000
6,401,149 Methods for context switching within a disk controller 116 2000
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (6)
5,193,197 Apparatus and method for distributed dynamic priority arbitration for access to a shared resource 65 1990
5,440,751 Burst data transfer to single cycle data transfer conversion and strobe signal conversion 58 1991
5,361,267 Scheme for error handling in a computer system 78 1992
5,408,644 Method and apparatus for improving the performance of partial stripe operations in a disk array subsystem 121 1992
5,794,073 Arbitration system for a shared DMA logic on a network adapter with a large number of competing priority requests having predicted latency field 64 1997
6,633,965 Memory controller with 1.times./M.times. read capability 8 2001
 
MAXTOR CORPORATION (6)
5,274,509 On-the-fly splitting of disk data blocks using timed sampling of a data position indicator 69 1992
5,465,343 Shared memory array for data block and control program storage in disk drive 102 1993
5,758,188 Synchronous DMA burst transfer protocol having the peripheral device toggle the strobe signal such that data is latched using both edges of the strobe signal 85 1995
5,729,718 System for determining lead time latency as function of head switch, seek, and rotational latencies and utilizing embedded disk drive controller for command queue reordering 98 1996
6,178,486 Time allocation shared memory arbitration for disk drive controller 87 1998
6,381,659 Method and circuit for controlling a first-in-first-out (FIFO) buffer using a bank of FIFO address registers capturing and saving beginning and ending write-pointer addresses 84 1999
 
SAMSUNG ELECTRONICS CO., LTD. (6)
5,649,230 System for transferring data using value in hardware FIFO'S unused data start pointer to update virtual FIFO'S start address pointer for fast context switching 90 1995
6,094,320 Device and method for compensating for interhead track position offset due to the offset of tracks on disk surfaces 51 1996
6,078,447 Staggered servo writing method in a hard disk drive employing staggered servo writing 40 1997
6,078,546 Synchronous semiconductor memory device with double data rate scheme 101 1998
6,297,926 Device and method for compensating for interhead track position offset due to the offset of tracks on disk surfaces 52 2000
6,477,110 Semiconductor memory device having different data rates in read operation and write operation 26 2001
 
WESTERN DIGITAL TECHNOLOGIES, INC. (6)
5,072,420 FIFO control architecture and method for buffer memory access arbitration 95 1989
5,822,142 Method of mapping logical sectors to physical sectors in a disk drive sparing partition 101 1996
6,067,206 Method and apparatus to compensate for servo wedge rotational offset after a head switch 50 1997
6,223,303 Disk drive having two tiered defect list comprising marginal and reserved data sectors 82 1998
6,279,089 Defective data site management through a shared defect management table 54 1999
6,490,635 Conflict detection for queued command handling in disk drive controller 73 2000
 
EMC CORPORATION (5)
5,285,451 Failure-tolerant mass storage system 90 1992
5,315,708 Method and apparatus for transferring data through a staging memory 69 1993
5,822,777 Dual bus data storage system having an addressable memory with timer controller fault detection of data transfer between the memory and the buses 19 1996
5,890,207 High performance integrated cached storage device 89 1996
6,145,042 Timing protocol for a data storage system 12 1997
 
HGST NETHERLANDS B.V. (5)
5,500,848 Sector servo data recording disk having data regions without identification (ID) fields 75 1993
5,523,903 Sector architecture for fixed block disk drive 153 1993
5,615,190 Fixed- block architecture embedded servo disk drive without data identification (ID) regions 65 1995
5,937,435 System and method for skip-sector mapping in a data recording disk drive 78 1996
6,124,994 System and method for providing nonadjacent redundancy synchronization bytes 41 1997
 
LSI LOGIC CORPORATION (5)
5,850,422 Apparatus and method for recovering a clock signal which is embedded in an incoming data stream 74 1995
6,029,226 Method and apparatus having automated write data transfer with optional skip by processing two write commands as a single write command 64 1996
6,081,849 Method and structure for switching multiple contexts in storage subsystem target device 84 1996
6,134,063 Automated multi-track transfers 41 1997
6,600,681 Method and apparatus for calibrating DQS qualification in a memory controller 36 2002
 
SEAGATE TECHNOLOGY LLC (5)
5,220,569 Disk array with error type indication and selection of error correction method 78 1990
5,162,954 Apparatus for generating an index pulse in a data storage system 45 1990
5,276,662 Disc drive with improved data transfer management apparatus 96 1992
5,745,793 Apparatus having a circular buffer that maintains a one entry gap between elements written to the microprocessor and elements operated on by the clock 43 1995
6,157,984 Integrated controller/processor for disc drive having direct memory access 50 1997
 
CIRRUS LOGIC, INC. (4)
5,592,404 Versatile error correction system 51 1994
5,623,672 Arrangement and method of arbitration for a resource with shared user request signals and dynamic priority assignment 97 1994
5,600,662 Error correction method and apparatus for headers 82 1995
5,740,466 Flexible processor-driven SCSI controller with buffer memory and local processor memory coupled via separate buses 98 1996
 
INTEL CORPORATION (4)
5,546,548 Arbiter and arbitration process for a dynamic and flexible prioritization 71 1993
5,574,867 Fast first-come first served arbitration method 58 1994
5,925,135 Clock rate compensation for a low frequency slave device 50 1996
5,968,180 Data capture circuit for asynchronous data transfer 53 1997
 
RPX CORPORATION (4)
5,133,062 RAM buffer controller for providing simulated first-in-first-out (FIFO) buffers in a random access memory 101 1990
5,450,546 Intelligent hardware for automatically controlling buffer memory storage space in a disk drive 66 1992
6,192,499 Device and method for extending error correction beyond one sector time 56 1998
6,662,334 Method and device for performing error correction on ECC data sectors 52 1999
 
SONY CORPORATION (4)
4,881,232 Method and apparatus for error correction 77 1988
4,975,915 Data transmission and reception apparatus and method 89 1989
4,972,417 PCM data transmitting apparatus and method 75 1989
6,278,567 Apparatus and method for recording a video signal on a recording medium 9 1994
 
SUN MICROSYSTEMS, INC. (4)
5,127,098 Method and apparatus for the context switching of devices 94 1989
5,339,443 Arbitrating multiprocessor accesses to shared resources 105 1992
5,664,121 Dual mode arbitration apparatus and method for reducing latency by allowing the possibility of simultaneous request and access for a shared bus 41 1995
5,912,906 Method and apparatus for recovering from correctable ECC errors 150 1997
 
ADVANCED MICRO DEVICES, INC. (3)
4,667,286 Method and apparatus for transferring data between a disk and a central processing unit 57 1984
5,027,357 ECC/CRC error detection and correction system 68 1988
5,157,669 Comparison of an estimated CRC syndrome to a generated CRC syndrome in an ECC/CRC system to detect uncorrectable errors 71 1991
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (3)
4,805,046 Information recording and reproducing apparatus using sectors divided into a plurality of frames and having means for proper storage of the frame data 57 1986
4,949,342 Code error detecting method 70 1988
5,051,998 Data block deinterleaving and error correction system 90 1989
 
ROUND ROCK RESEARCH, LLC (3)
5,692,165 Memory controller with low skew control signal 165 1995
6,065,053 System for resetting a server 70 1997
6,029,250 Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same 348 1998
 
APPLE INC. (2)
4,970,418 Programmable memory state machine for providing variable clocking to a multimode memory 113 1989
5,689,656 Dynamic hierarchical arbitration of computer resource access requests 47 1997
 
CIRRUS LOGIC INTERNATIONAL LTD. (2)
5,280,488 Reed-Solomon code system employing k-bit serial techniques for encoding and burst error trapping 69 1990
5,491,701 Burst error corrector 49 1994
 
FUJITSU LIMITED (2)
4,920,535 Demultiplexer system 52 1988
5,983,293 File system for dividing buffer areas into different block sizes for system and user data 58 1998
 
FUJITSU SEMICONDUCTOR LIMITED (2)
5,563,896 Error correction processor and an error correcting method 50 1995
5,640,602 Transferring digital data in units of 2 bytes to increase utilization of a 2-byte-wide bus 42 1995
 
HEWLETT-PACKARD COMPANY (2)
5,243,471 Method and apparatus for detecting a start of data position in differing tracks 49 1991
5,276,564 Programmable start-of-sector pulse generator for a disk drive using embedded servo bursts and split data fields 71 1992
 
HITACHI GLOBAL STORAGE TECHNOLOGIES NETHERLANDS B.V. (2)
5,285,327 Apparatus for controlling reading and writing in a disk drive 64 1993
5,835,930 One or more logical tracks per physical track in a headerless disk drive 60 1996
 
HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. (2)
5,801,998 Dynamic random access memory 38 1996
5,831,922 Semiconductor device having a refresh device of a noise reduction type 45 1997
 
KABUSHIKI KAISHA TOSHIBA (2)
5,410,554 Optical disk apparatus 13 1993
5,890,210 Magnetic disk apparatus and command processing method thereof 48 1996
 
MARVELL WORLD TRADE LTD. (2)
6,470,461 Disk drive controller circuit and method for skipping defective and/or undesired sectors 56 1999
6,826,650 Disk controller configured to perform out of order execution of write operations 42 2000
 
MITSUBISHI DENKI KABUSHIKI KAISHA (2)
5,068,857 Error correction circuit 46 1989
5,361,266 Error correction circuit 65 1993
 
NATIONAL SEMICONDUCTOR CORPORATION (2)
5,117,442 Methods and circuits for synchronizing signals in a modular redundant fault tolerant computer system 62 1988
5,218,564 Layout efficient 32-bit shifter/register with 16-bit interface 43 1991
 
QLOGIC CORPORATION (2)
5,276,807 Bus interface synchronization circuitry for reducing time between successive data transmission in a system using an asynchronous handshaking 107 1990
5,544,180 Error-tolerant byte synchronization recovery scheme 44 1995
 
RESEARCH INVESTMENT NETWORK, INC. (2)
5,050,013 Hard sectoring circuit and method for a rotating disk data storage device 57 1990
5,068,755 Sector pulse generator for hard disk drive assembly 54 1990
 
UNISYS CORPORATION (2)
4,390,969 Asynchronous data transmission system with state variable memory and handshaking protocol circuits 81 1980
5,818,886 Pulse synchronizing module 41 1996
 
AGILENT TECHNOLOGIES, INC. (1)
4,451,898 Asynchronous interface message transmission using source and receive devices 44 1981
 
AKAMAI TECHNOLOGIES, INC. (1)
2009/0132,648 CONTENT DELIVERY AND GLOBAL TRAFFIC MANAGEMENT NETWORK SYSTEM 19 2009
 
ALTERA CORPORATION (1)
5,572,148 Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory 191 1995
 
Bell Telephone Laboratories, Incorporated (1)
4,807,253 Time-varying trellis-coded modulation formats which are robust in channels with phase variations 73 1987
 
BLAUER MANUFACTURING COMPANY, INC. (1)
5,626,949 Breathable shell for outerwear 34 1995
 
BROADCOM CORPORATION (1)
5,602,857 Error correction method and apparatus 74 1994
 
CASIO COMPUTER CO., LTD. (1)
2004/0179,109 Image pickup apparatus with a reduced time lag of shutter release 7 2003
 
CIENA CORPORATION (1)
5,237,593 Sequence synchronisation 59 1990
 
CSR TECHNOLOGY INC. (1)
5,581,715 IDE/ATA CD drive controller having a digital signal processor interface, dynamic random access memory, data error detection and correction, and a host interface 116 1994
 
Data Systems Technology Corp. (1)
4,777,635 Reed-Solomon code encoder and syndrome generator circuit 80 1986
 
FAULT TOLERANT SYSTEMS, FTS-COMPUTERTECHNIK GESMBH (1)
4,866,606 Loosely coupled distributed computer system with node synchronization for precision in real time applications 85 1987
 
FREESCALE SEMICONDUCTOR, INC. (1)
5,488,688 Data processor with real-time diagnostic capability 183 1994
 
GALILEO TECHNOLOGY LTD. (1)
5,841,722 First-in, first-out (FIFO) buffer 63 1997
 
GEC PLESSEY TELECOMMUNICATIONS LIMITED (1)
5,204,859 Method and apparatus for detecting a frame alignment word in a data system 42 1991
 
GOOGLE INC. (1)
6,574,676 System and method for scheduling disk drive commands by expected total access time 66 2000
 
HITACHI GLOBAL STORAGE TECHNOLOGIES JAPAN, LTD. (1)
6,201,655 Rotational storage device 46 1998
 
HITACHI, LTD. (1)
5,507,005 Data transferring system between host and I/O using a main buffer with sub-buffers where quantity of data in sub-buffers determine access requests 54 1992
 
Honeywell Information Systems Inc. (1)
4,587,609 Lockout operation among asynchronous accessers of a shared computer system resource 120 1983
 
LAKE CHEROKEE HARD DRIVE TECHNOLOGIES, LLC (1)
5,991,911 Concurrent generation of ECC error syndromes and CRC validation syndromes in a DVD storage device 76 1997
 
LATTICE SEMICONDUCTOR CORPORATION (1)
5,719,516 Lock generator circuit for use with a dual edge register that provides a separate enable for each use of an input clock signal 41 1995
 
LEBLANG, DENNIS (1)
6,041,417 Method and apparatus for synchronizing data received in an accelerated graphics port of a graphics memory system 46 1998
 
LOCKHEED MARTIN CORPORATION (1)
4,275,457 Apparatus and method for receiving digital data at a first rate and outputting the data at a different rate 49 1979
 
LSI CORPORATION (1)
5,907,717 Cross-connected memory system for allocating pool buffers in each frame buffer and providing addresses thereof 56 1996
 
NEC CORPORATION (1)
5,257,143 Method and apparatus for positioning head of disk drive using zone-bit-recording 58 1991
 
NEXT, INC. (1)
5,271,018 Method and apparatus for media defect management and media addressing 190 1990
 
NOREEN FINDLAN-STORCH (1)
5,088,093 Self-correcting registers, error-detecting/correcting registers, and inversion coding using one bit, and other information storage media 41 1987
 
NORTHROP GRUMMAN CORPORATION (1)
4,225,960 Automatic synchronizing system for digital asynchronous communications 52 1979
 
OKI ELECTRIC INDUSTRY CO., LTD. (1)
4,989,190 Apparatus for seeking a track of an optical disk in which information is recorded 63 1988
 
Oread Laboratories, Inc. (1)
4,860,333 Error protected central control unit of a switching system and method of operation of its memory configuration 49 1987
 
Pacific Bell (1)
5,023,612 Illegal sequence detection and protection circuit 45 1989
 
PFU LIMITED (1)
5,583,999 Bus arbiter and bus arbitrating method 58 1994
 
Pioneer Electronic Corporation (1)
4,680,647 Method for recording and reproducing video format signal 116 1984
 
PIXELERATION, INC. (1)
5,420,984 Apparatus and method for rapid switching between control of first and second DMA circuitry to effect rapid switching beween DMA communications 65 1993
 
PMC-SIERRA, INC. (1)
6,070,200 Host adapter having paged data buffers for continuously transferring data between a system bus and a peripheral bus 99 1998
 
QIMONDA AG (1)
6,971,039 DDR to SDR conversion that decodes read and write accesses and forwards delayed commands to first and second memory modules 7 2002
 
QUANTUM CORPORATION (1)
5,136,592 Error detection and correction system for long burst errors 82 1989
 
RENESAS TECHNOLOGY CORP. (1)
5,109,500 Disk drive control unit having sets of operating command and operation length information and generating end signal based upon operation length information 66 1987
 
RICOH COMPANY, LTD. (1)
5,854,918 Apparatus and method for self-timed algorithmic execution 97 1996
 
SGS Microelettronica S.p.A. (1)
4,811,282 Retiming circuit for pulse signals, particularly for microprocessor peripherals 38 1986
 
SILICON GRAPHICS INTERNATIONAL, CORP. (1)
5,784,569 Guaranteed bandwidth allocation method in a computer system for input/output data transfers 89 1996
 
SILICON MAGIC CORPORATION (1)
5,950,223 Dual-edge extended data out memory 58 1997
 
STANDARD MICROSYSTEMS CORPORATION (1)
4,625,321 Dual edge clock address mark detector 41 1985
 
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. (1)
5,261,081 Sequence control apparatus for producing output signals in synchronous with a consistent delay from rising or falling edge of clock input signal 52 1990
 
Takeda Riken Kogyo Kabushikikaisha (1)
4,486,750 Data transfer system 51 1982
 
TANDEM COMPUTERS INCORPORATED (1)
4,807,116 Interprocessor communication 81 1987
 
TEKTRONIX, INC. (1)
4,812,769 Programmable sampling time base circuit 47 1986
 
TEXAS INSTRUMENTS INCORPORATED (1)
2003/0037,225 Apparatus and method for microcontroller debugging 52 2000
 
TOKICO LTD. (1)
4,809,091 Disk apparatus 55 1987
 
Tokyo Shibaura Denki Kabushiki Kaisha (1)
4,500,926 Data-recording apparatus 56 1982
 
TTI INVENTIONS A LLC (1)
5,301,333 Tree structured variable priority arbitration implementing a round-robin scheduling policy 142 1993
 
U.S. Philips Corporation (1)
5,754,759 Testing and monitoring of programmed devices 59 1996
 
XILINX, INC. (1)
5,844,844 FPGA memory element programmably triggered on both clock edges 67 1997
 
YOUNG, LEO J. (1)
5,691,994 Disk drive with fast error correction validation 71 1995

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
8,094,397 System, method, and computer program product for characterizing media associated with data storage channels 0 2009
 
REALTEK SEMICONDUCTOR CORP. (1)
7,652,936 Signal sampling apparatus and method for DRAM memory 0 2007

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Apr 23, 2015
11.5 Year Payment $7400.00 $3700.00 $1850.00 Apr 23, 2019
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00