Flash memory and program verify method for flash memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7313649
APP PUB NO 20050286299A1
SERIAL NO

11116440

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In conventional memory arrays in which a bit line is shared by memory cells, a cell current flows over into neighbor cell(s) in a program verify process, and therefore, the threshold of a memory cell to be programmed is erroneously determined to be lower. Therefore, in a program verify process, a control circuit 3 writes a fail value to a neighbor cell buffer 5 when all neighbor cell(s) having an offset of n or less from a memory cell to be programmed are in the erased state, and when otherwise, writes a pass value to the neighbor cell buffer 5. The control circuit 3 verifies input write data and also verifies data stored in the neighbor cell buffer(s). In the latter verify process, a verify voltage higher than an ordinary one is used to compensate for the leakage of cell current.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PANASONIC CORPORATION1006 OAZA KADOMA KADOMA-SHI OSAKA 5718501 ?5718501

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Eshel, Noam Pardesia, IL 33 201
Jacob, Jeffrey Allan Raanana, IL 1 18
Komiya, Manabu Kyoto, JP 5 127
Parvin, Avi Netanya, IL 2 18
Suwa, Hitoshi Takatsuki, JP 12 153
Tomita, Yasuhiro Toyonaka, JP 61 986
Toth, Tamas Kefar Yona, IL 5 38

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation