Wafer-level processing of chip-packaging compositions including bis-maleimides

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7314778
APP PUB NO 20070155047A1
SERIAL NO

11323300

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process of packaging a microelectronic chip includes wafer-level application of a chip-packaging composition that includes a polymer of a bis-maleimide. A process includes wafer-level addition of the chip-packaging compositions that include adding particulate fillers to achieve a coefficient of thermal expansion of about 20 ppm/K. A computing system is also included that uses a microelectronic die that was processed with the bis-maleimide at the wafer level, before singulation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jayaraman, Saikumar Chandler, AZ 87 1079
Lehman, Jr Stephen E Chandler, AZ 7 24

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation