Protection of NROM devices from charge damage

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7317633
APP PUB NO 20060007612A1
SERIAL NO

11175801

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for protecting NROM devices from charge damage during process steps, the method including providing X-decoder structure for word line connections, wherein each word line is connected to a pair of transistors, a PMOS transistor and an NMOS transistor the PMOS transistors sharing a common deep N well and the NMOS transistors connected to a P well, wherein during negative charging, the NMOS transistors shunt leakage current to ground, and during positive charging, the PMOS transistors shunt leakage current to ground, providing an N+ tap connected to the N well and connecting the N+ tap to a positive voltage clamping device, and connecting all the P wells together to a common P+ tap and connecting the P+ tap to a negative voltage clamping device, wherein during process steps, the negative and positive voltage clamping devices direct leakage current to ground.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MORGAN STANLEY SENIOR FUNDING1585 BROADWAY STREET NEW YORK NY 10036

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bloom, Ilan Haifa, IL 26 571
Eitan, Boaz Ra'anana, IL 149 7589
Lusky, Eli Tel Aviv, IL 45 369
Shappir, Assaf Kiryat Ono, IL 44 403

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation