Flow definition language for designing integrated circuit implementation flows

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7353488
SERIAL NO

10856268

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An instance of a flow definition language for designing an integrated circuit implementation flow. The instance of the flow definition language includes a hierarchical collection of stages for a physical chip design. Relational constraints define the execution order of a plurality of tasks in the hierarchical collection of stages. Parameters customize the plurality of tasks. The relational constraints and parameters are hierarchically defined, such that higher order definitions in the hierarchical collection of stages override lower level definitions of the relational constraints and parameterized knobs.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SYNOPSYS INC675 ALMANOR AVENUE SUNNYVALE CA 94085

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Coffin, Mike San Jose, CA 1 8
Dahl, Peter Sunnyvale, CA 24 325
Yen, Cheng-yeh Redwood City, CA 1 8

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation