Device having improved surface planarity prior to MRAM bit material deposition

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7375388
APP PUB NO 20040124485A1
SERIAL NO

10734201

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a method of fabricating a portion of a memory cell, the method comprising providing a first conductor in a trench which is provided in an insulating layer and flattening an upper surface of the insulating layer and the first conductor, forming a material layer over the flattened upper surface of the insulating layer and the first conductor and flattening an upper portion of the material layer while leaving intact a lower portion of the material layer over the insulating layer and the first conductor.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
U S BANK NATIONAL ASSOCIATION AS COLLATERAL AGENT100 WALL STREET SUITE 1600 NEW YORK NY 10005

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Drewes, Joel A Boise, ID 78 1179
Yates, Donald L Boise, ID 74 632

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation